# RECEIVED CENTRAL FAX CENTER

## JUN 07 2006

## 

255 South Orange Avenue • Suite 1401 • Orlando, FL 32801 Mail to: P.O. Box 3791 • Orlando, FL 32802-3791 tel: 407-841-2330 • fax: 407-841-2343

#### FACSIMILE COVER SHEET

TO: EXAMINER: JOHN J. TABONE, JR. (ART UNIT 2138)		
CLIENT NUMBER: 54352	· · · · · · · · · · · · · · · · · · ·	
TELEPHONE: <u>571-272-3827</u>	FAX: 571-273-8300	
FROM: PAUL J. DITMYER, ESQ.		
DATE: June 7, 2006		
NUMBER OF PAGES (INCLUDING COVER SHEET): 23		
COMMENTS/INSTRIJCTIONS:		

Please see attached Request for Reinstatement of Appeal and Supplemental Appeal Brief responsive to Examiner's final office action mailed March 7, 2006 for Application Serial No. 10/075,113.

NOTE: The information in this facsimile transmission is intended only for the personal and confidential use of the designated recipient(s) named above. This message may be an attorney-client communication and as such is privileged.

if the reader of this message is not the intended recipient named above, you are notified that you have received this document in error, and any review, dissemination, distribution or copying of this message is strictly prohibited.

If you have received this document in error, please notify this office immediately via telephone, and return the original message to the above address by mail. Thank you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES OR ENCOUNTER DIFFICULTIES IN TRANSMISSION, PLEASE CONTACT THE RECEPTIONIST IMMEDIATELY AT (407) 841-2330

# RECEIVED CENTRAL FAX CENTER

JUN 07 2006

NO. 160 P. 2

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: **BEAUJOIN ET AL.** 

Serial No. 10/075,113

Examiner: J. TABONE, JR

Confirmation No: 6957

Art Unit: 2138

Filing Date: FEBRUARY 13, 2002

For: METHOD OF TESTING A SEQUENTIAL )

ACCESS MEMORY PLANE AND A

CORRESPONDING SEQUENTIAL ACCESS)

MEMORY SEMICONDUCTOR DEVICE

# REQUEST FOR REINSTATEMENT OF THE APPEAL UNDER 37 C.F.R. 1.193(b) (2) (ii)

Mail Stop: Appeal Brief Commissioner for Patent

P.O. Box 1450

Alexandria, VA 22313-1450

Sir:

Appellants hereby request reinstatement of the appeal to the Board of Patent Appeals and Interferences. Appellants appeal the decision of the Examiner mailed March 7, 2006, rejecting Claims 9, 11, 12, 14-17, 20-23 and 26-29 and reopening prosecution following Appellants' Brief filed December 21, 2005.

Appellants' Supplemental Brief addressing the Examiner's new grounds for rejection is being filed concurrently herewith.

Respectfully submitted,

PAUL J. DITMYER

Reg. No. 40,455

Allen, Dyer, Doppelt, Milbrath

& Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791 Orlando, Florida 32802 Attorney for Appellant

407/841-2330

#### CERTIFICATE OF FACSIMILE

I HEREBY CERTIFY that the foregoing correspondence has been forwarded via facsimile number 571-273-8300 to Mail Stop Appeal Brief, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 this 7th day of June, 2006.

Skenn a

## JUN 07 2006

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE BOARD OF APPEALS

In re Patent Application of:

BEAUJOIN ET AL.

Serial No. 10/075,113

Confirmation No: 6957

Filing Date: FEBRUARY 13, 2002

For: METHOD OF TESTING A SEQUENTIAL ACCESS MEMORY PLANE AND A CORRESPONDING SEQUENTIAL ACCESS MEMORY SEMICONDUCTOR DEVICE

#### APPELLANTS' SUPPLEMENTAL APPEAL BRIEF

MS Appeal Brief-Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Submitted is Appellants' Supplemental Appeal Brief in connection with the Request for Reinstatement of the Appeal filed concurrently herewith. If any additional extension and/or fee is required, authorization is given to charge Deposit Account No. 01-0484.

#### (1) Real Party in Interest

The real party in interest is STMicroelectronics SA.

#### (2) Related Appeals and Interferences

At present there are no related appeals or interferences.

#### (3) Status of the Claims

Claims 9-31 are pending in the application. In the Office Action mailed March 7, 2006, the Examiner withdrew the previous rejection of Claims 10, 13, 18, 19, 24, 25, 30 and 31

in view of the arguments set forth in Appellants' original brief, filed December 21, 2005. The rejection of Claims 9, 11, 12, 14-17, 20-23 and 26-29 is being appealed herein.

### (4) Status of the Amendments

All amendments have been entered and there are no further pending amendments. A copy of the claims involved in this appeal is attached hereto as Appendix A.

#### (5) Summary of the Claimed Subject Matter

In general, the invention is directed to testing a sequential access memory array with a particularly simple implementation leading to an extremely small overall size of the test logic.

Referring to FIG. 1 (reproduced below) and page 5, line 12 through page 8, line 19 of the specification, for example, the presently claimed invention will now be described.

The invention of independent Claims 9 and 11 provides a method of testing a sequential access memory plane PMM adapted to store words each made up of bits. In the method, test words each made up of test bits DT are written in the memory array. The test words are sequentially extracted from the memory plane and the test bits of the extracted words are compared with expected binary data bits DAi, so that for each test word extracted, the corresponding test bits are compared sequentially with n respective expected data bits before extracting the next test word.

In Re Patent Application of: BEAUJOIN ET AL. Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002




FIG. 1 of the Present Application.

Figure 1 shows a sequential access memory device FF, for example an FIFO memory. The memory FF includes a memory array PMM able to store p words each of n bits. In other words, the depth of the memory is equal to p and the width of the data bus is equal to n. In the example described here, for simplicity, p = 4 and n = 3. The figure shows the successive storage addresses ai of the p words in the memory array PMM.

In the normal operating mode writing and reading are effected in the conventional manner using write and read pointers controlled in the conventional manner by control circuit/means CPT. A multiplexer MUXB controls the write and read pointers of the memory array in response to a control

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

signal RB from either the control means CPT (in the normal mode of operation) or the test mode control circuit/means MT1 (in the test mode of operation). Similarly, the data to be written into the memory array is selected via n multiplexers MUXi which are also controlled by the control signal RB.

Accordingly, in the normal mode of operation, the n data bits DD on the bus are written into the memory array. In the test mode of operation, on the other hand, binary test data bits DT are written into the memory plane PMM.

The control means or control circuit MT1 and the multiplexers MUXi and MUXB then form first test circuit or means used, in conjunction with the test data bits DT, to write into the memory array p test words each made up of n test bits. Also, in a preferred embodiment, the first test means write the p test words of n bits in such a way as to obtain a checkerboard test configuration in the memory plane. A checkerboard configuration, as shown in Figure 1, is one in which each test word includes alternating 0 and 1 bits, and wherein the 0 bits and the 1 bits of two words written at successive addresses are mutually shifted by one bit.

The memory FF further includes n output registers BCO-BC2. Here the output registers are D-type flip-flops each having a data input D connected to one of the n outputs of the memory plane PMM. Each flip-flop D also has a test input TI, a test output SO and a test control input TE. Furthermore, each flip-flop is clocked by a clock signal CK. Finally, each flip-flop has a data output Q.

In the normal mode of operation the n data bits extracted from the memory PMM are delivered to the respective n data inputs D of the flip-flops and then to the n data outputs Q in time with the rising edges of the clock signal CK. This is not the case in the test mode of operation, however, as explained next in more detail.

As well as being connected to n respective outputs of the memory plane PMM by their data input D, the n flip-flops are chained. To be more precise, the test output SO of one flip-flop, for example the flip-flop BC1, is connected to the test input TI of the adjacent flip-flop, here the flip-flop BC0, for example, to form a chain. The test input TI of the first flip-flop BC2 in the chain receives an initial data bit DDI.

All the test control inputs TE receive a signal CB from the control means or control circuit MCD. When the signal CB takes the value 0, for example, it constitutes a first control signal and a data bit at the input D of a flip-flop is then delivered to the output SO on the next rising edge of the clock CK. On the other hand, when the signal CB takes the value 1, it constitutes a second control signal and, in this case, each flip-flop delivers the data bit at the test input TI to the output SO in time with the rising edges of the clock signal CK.

A comparator or comparator means are further provided, here in the form of a EXCLUSIVE NOR logic gate PL2. A first input of the logic gate PL2 is connected to the test output SO of the flip-flip BCO at the end of the chain. The other input of the logic gate PL2 receives the expected data bits DAi sequentially. The output of the logic gate PL2 is a logic signal that takes the value 0 or 1 in time with the comparison operations and as a function of their result.

A counter CT, incremented in time with the clock signal CK, counts from 0 to n - 1. Assuming that the value 0 is representative of the rank of the test bit DTO, the least significant bit of the value of the counter is equal to 0 for the test bit DTO, 1 for the test bit DTI, and 0 for the test bit DT2. Logically combining the least significant bit LSB (ai) of the read address and the least significant bit LSB

In Re Patent Application of: BEAUJOIN ET AL. Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

(rgi) of the counter value in the EXCLUSIVE NOR logic gate PL1 supplies sequentially the values 1, 0 and 1 corresponding to the test word at the address a0 in the memory plane PMM. If the test word stored at the address a0 had been 0 1 0, the logic gate PL1 would simply have been an EXCLUSIVE OR gate.

Independent Claims 14 and 20 are directed to a sequential access semiconductor memory device including a memory array PMM for storing words each made up of bits, and test logic connected to the memory array. The test logic includes a first test circuit or means MT1, MUXi, MUXB for writing test words each having test bits in the array, and a second test circuit or means Bci, MCD, PL2 (page 6, line 12 through page 7, line 27 of the specification and FIG. 1) for sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word.

Similarly, independent Claim 26 is directed to a test circuit for a sequential access semiconductor memory device having a memory array PMM. The test circuit includes a first test circuit MT1, MUX1, MUXB for writing test words each having a plurality of test bits in the array, and a second test circuit Bci, MCD, PL2 (page 6, line 12 through page 7, line 27 of the specification and FIG. 1) for sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word.

#### (6) Grounds of Rejection to be Reviewed On Appeal

Claims 9, 11, 14-17, 20-23 and 26-29 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over the combination of Kim et al. (U.S. Patent No. 6,108,802) in view

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

of Martens (U.S. Patent No. 5,751,727); Claim 12 stands rejected under 35 U.S.C. § 103(a) as being unpatentable over the combination of Kim et al. in view of Martens and further in view of Zorian et al. (U.S. 6,330,696).

Claims 9, 11, 12, 14-17, 20-23 and 26-29 stand together as a group.

#### (7) Argument

Claims 9, 11, 12, 14-17, 20-23 and 26-29 were rejected in view of Kim et al. (US Patent No. 6,108,802) in view of Martens (US Patent No. 5,751,727) taken together or in combination with Zorian et al. (U.S. 6,330,696) for the reasons set forth on pages 2-11 of the Office Action mailed March 7, 2006. Appellants contend that Claims 9, 11, 12, 14-17, 20-23 and 26-29 clearly define over the cited references, and in view of the following remarks, favorable reconsideration of the rejections under 35 U.S.C. §103 is requested.

# Independent Claims 9, 11, 14, 20 and 26 are Patentable Over Kim et al. in view of Martens

The independent claims include testing a sequential access memory plane by writing test words each made up of test bits in the memory array, and then sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word. It is this combination of features which is not fairly taught or suggested in the cited references and which patentably defines over the cited references.

In the Kim et al. patent, a variety of FIFOs, including single and dual port, RAM-type and/or having a ring type addressing mechanism, are tested by causing the FIFOs to

NO. 160 P. 11

In Re Patent Application of: BEAUJOIN ET AL. Serial No: 10/075,113 Filing Date: FEBRUARY 13, 2002

execute a test method having of a series of steps. Upon execution, the steps cause the FIFO to manifest a variety of faults. This test method manifests faults by monitoring the outcome of operations and the values of particular flags indicative of normal FIFO operation. The method includes the use of test patterns and an output data evaluator. As correctly recognized by the Examiner, the method does not include sequentially extracting test words from the memory plane and sequentially comparing the test bits with the expected binary data bits.

The Martens patent is directed to a dynamic scannable latch circuit for high-speed memory arrays utilized in high performance integrated circuit devices, wherein the high-speed memory arrays include data-bearing bitlines. The dynamic scannable latch circuit includes a group of scannable latch circuits for serially reading data from high-speed memory arrays during memory-testing cycles wherein each scannable latch circuit provides a scan output to a scan input of a second or next scannable latch circuit in a series of scannable latch circuits.

First, Appellants maintain that the Examiner has mischaracterized the Kim et al. and Martens references. As noted above, the method/device of Kim et al. includes the use of an output data evaluator (ODE) that receives the data output on the data output (DO) line. However, on page 6, lines 11-16 of the Office Action, the Examiner equates the reception and optimization of output data in Kim et al. to extracting and comparing corresponding test bits with expected data bits, as claimed.

Appellants specifically traverse the Examiner's mischaracterization of the Kim et al. reference. The Examiner specifically references column 6, lines 23-49 of Kim et al., and reproduced below, as teaching the claimed feature of

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

extracting the test words and comparing corresponding test bits with expected data bits.

The BIST capability is provided by a BIST control 122. The BIST control 122 controls a Test Pattern Generator (TPG) 118 and a Output Data Evaluator (ODE) 120. The TPG 118 generates test patterns, in the form of vectors, for input to the RAM 102. The test patterns from the TPG 118 are multiplexed by a multiplexer 121 with signals appearing on the Data Input (DI) line. The multiplexer 121 acts as a selector between the TPG 118 and the DI line. The function of the multiplexer 121 depends on whether the FIFO 100 is being tested. More particularly, during testing intervals, the multiplexer 121 passes test patterns from the TPG 118 to the DIR 108 for input to the RAM 102. During non-testing intervals, the multiplexer 121 passes signals received on the DI line to the RAM 102.

The ODE 120 is coupled to the output of the DOR 110 so as to receive the same data that is output to the Data Output (DO) line. The ODE 120 acts to compact or otherwise optimize the data output from the DO line during test intervals based on responses generated by the RAM 102 to the test patterns provided by the TPG 118. As a result, the optimized bit stream output from the ODE 120 is configured to be readily usable by a local or remote device, for example, a microprocessor chip which monitors the FIFO 100. In practice, the ODE 120 can take the form of a finite state machine. The output data compacted by the ODE 120 during test intervals takes the form of responses generated by the RAM 102 to the test patterns provided by the TPG 118. (Emphasis added).

As can be seen from a reading of the cited portion of Kim et al., there is <u>no</u> teaching of extracting the test words and comparing corresponding test bits with expected data bits as alleged by the Examiner. Indeed, Kim et al. specifically teaches that the output data compacted by the ODE 120 during test intervals takes the form of <u>responses</u> generated by the RAM 102 to the test patterns. Accordingly, not only does the Kim et al. reference fail to teach <u>sequentially</u> extracting test words from the memory plane and

JUN. 7. 2006 2:58PM NO. 160 P. 13

In Re Patent Application of: BEAUJOIN ET AL.

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

<u>sequentially</u> comparing the test bits with the expected binary data bits, as claimed; but, the reference also fails to teach the features specifically relied upon by the Examiner.

Additionally, Martens teaches that the array has the capability of reading data out serially in certain testing conditions (column 5). As such the memory elements are connected in series. However, nothing in Martens discloses testing a sequential access memory plane by sequentially extracting test words from the memory plane to sequentially compare test bits with expected binary data bits, as claimed.

More specifically, in column 5 of Martens discussing the scan testing of the array, the reference sets forth:

The capability of scannability (also referred to as "scan testing") requires that the array be able to hold its results in a group of memory elements. These memory elements are connected in series such that the output from the first memory element is fed to the scan input of the second element. The output of the last memory element is fed to a test circuit outside the array for comparison to some expectation value. The relationship between memory elements and the array is depicted in FIG. 4. (Emphasis added).

Further, lines 25-55 of column 5 of the Martens reference, describe the memory elements (102, 104 and 108) being connected in series and receiving a previous element output at a scan input thereof (FIG. 4). Referring to FIG. 4, it can be clearly seen that the output of the last memory element 108 is sent to a test circuit. However, nothing in any of this disclosure of Martens teaches sequentially extracting test words from the memory plane and sequentially comparing the test bits with expected binary data bits, as claimed. Indeed, there is no teaching that the output of the last memory element 108 includes sequentially extracted test words or that the test circuit (not shown in FIG. 4 of Martens) sequentially compares test bits with respective expected data bits.

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

Accordingly, the Examiner's hypothetical combination of Kim et al. and Martens, even if obvious, cannot meet the features of the claimed invention. Such a combination of teachings could at most result in the testing method and device of Kim et al. including the scannable latch circuit array of Martens. As set forth in detail above, this is not enough to meet the claimed features of the invention which requires sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word.

Additionally, Appellants maintain that the Examiner is impermissibly using the teachings of Appellants' own patent application as a roadmap to modify the prior art. For example, as noted above, neither Kim et al. nor Martens teach the use of a memory test that includes sequentially extracting test words from the memory plane to sequentially compare the test bits with expected binary data bits. It is Appellants disclosure that teaches such a feature.

The Examiner asserts that it would have been obvious to modify the method and apparatus of Kim et al. to include the scan register configuration and capability of Martens. However, the method and apparatus of the Kim et al. reference already provides reliable testing of all types of FIFO memories (Col. 2, lines 32-49 of Kim et al.).

As the Examiner and Board are aware, to establish a prima facie case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the reference itself or in the knowledge generally available to one of ordinary skill in the art, to modify the reference. Second, there must be a reasonable expectation of success. Finally, the prior art reference must teach or suggest all the claim features. The initial burden is on the

Examiner to provide some suggestion of the desirability of doing what the Applicants have done. To support the conclusion that the claimed invention is directed to obvious subject matter, either the reference must expressly or impliedly suggest the claimed invention or the Examiner must present a convincing line of reasoning as to why the artisan would have found the claimed invention to have been obvious in light of the teachings of the reference. Both the suggestion to make the claimed combination and the reasonable expectation of success must be founded in the prior art and not in Applicants' disclosure.

There is simply no teaching or suggestion in the cited references to provide the combination of features as claimed. Furthermore, no proper combination of the teachings of the references could result in the invention as claimed. Accordingly, for at least the reasons given above, Appellants maintain that the cited references do not disclose or fairly suggest the invention as set forth in Claims 9, 11, 14, 20 and 26. Thus, the rejections under 35 U.S.C. \$103(a) should be reversed.

It is submitted that the independent claims are patentable over the prior art. In view of the patentability of the independent claims, it is submitted that their dependent claims, which recite yet further distinguishing features are also patentable over the cited references for at least the reasons set forth above.

The Examiner relied upon the reference to Zorian et al. for the teaching of a checkerboard test pattern with respect to dependent Claim 12. Without discussing the merits of the obviousness rejection of Claim 12, it is sufficient to note that the Zorian et al. reference does not include sequentially extracting test words from the memory plane to sequentially compare the test bits with expected binary data

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

bits, and therefore cannot make up for the deficiencies of the Kim et al. and Martens references as set forth above.

#### CONCLUSIONS

In view of the foregoing arguments, it is submitted that all of the claims are patentable over the prior art. Accordingly, the Board of Patent Appeals and Interferences is respectfully requested to reverse the earlier unfavorable decision by the Examiner.

Respectfully submitted,

PAUL J. DITMYER

Reg. No. 40,455

Allen, Dyer, Doppelt, Milbrath

& Gilchrist, P.A. 255 S. Orange Avenue, Su

255 S. Orange Avenue, Suite 1401 Post Office Box 3791

Orlando, Florida 32802 Telephone: 407/841-2330 Attorney for Appellants

#### CERTIFICATE OF FACSIMILE

I HEREBY CERTIFY that the foregoing correspondence has been forwarded via facsimile number 571-273-8300 to Mail Stop Appeal Brief, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 this  $\gamma^{th}$  day of June, 2006.

Skemy

In Re Patent Application of: BEAUJOIN ET AL. Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

# <u>appendix A - Claims on Appeal (9, 11, 12, 14-17, 20-23 and 26-29) FOR U.S. PATENT APPLICATION SERIAL NO. 10/075,113</u>

9. A method of testing a sequential access memory array for storing p words each of n bits, the method comprising:

writing p test words each made up of n test bits in the memory array;

sequentially extracting the p test words from the memory array; and

comparing the test bits of the extracted test words with expected data bits so that for each test word extracted, the corresponding n test bits are compared sequentially with n respective expected data bits before extracting the next test word.

11. A method of testing a sequential access memory array, the method comprising:

writing test words each made up of a plurality of test bits in the memory array;

sequentially extracting the test words from the memory array; and

comparing the test bits of the extracted test words with expected data bits so that for each test word extracted, the corresponding test bits are compared sequentially with respective expected data bits before extracting the next test word.

12. A method according to Claim 11, wherein writing test words in the memory array comprises forming a checkerboard test binary configuration in the memory array.

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

14. A sequential access semiconductor memory device comprising:

a memory array for storing p words each of n bits; and

test logic connected to n outputs of the memory array and including

first test means for writing p test words each having n test bits in the array, and

second test means for sequentially extracting the p test words from the memory array and, for each extracted test word, sequentially comparing the corresponding n test bits with n expected data bits, before extracting the next test word.

15. The device according to Claim 14, wherein the second test means comprises:

a set of n connected output registers connected to n respective outputs of the memory array;

first control means for delivering a first control signal to the output registers to simultaneously store the n test bits of a current test word in the output registers;

second control means for delivering a second control signal to the output registers to sequentially shift the test bit contained in each connected output register toward the next connected output register and to sequentially extract the n test bits of the current test word from a last connected output register of the set; and

comparator means for comparing each bit extracted from the last connected output register with the corresponding expected data bit.

16. The device according to Claim 15, wherein each

Serial No: 10/075,113

Filing Date: FEBRUARY 13, 2002

output register comprises a D-type flip-flop having a data input connected to one of the n outputs of the memory array, a test input, a test output and a test control input for receiving successively and alternately the first control signal and the second control signal; the test output of each flip-flop being connected to the test input of an adjacent flip-flop, the test input of a first flip-flop of the set being receiving an initial data bit, and the test output of the last flip-flop of the set being connected to a first input of the comparator means.

- 17. The device according to Claim 16, wherein the comparator means comprises one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate.
- 20. A sequential access semiconductor memory device comprising:

a memory array; and

test logic connected to the memory array and including

a first test circuit for writing test words each having a plurality of test bits in the array, and

a second test circuit for sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word.

- 21. The device according to Claim 20, wherein the second test circuit comprises:
- a set of connected output registers connected to respective outputs of the memory array;

a first control device for delivering a first control signal to the output registers to simultaneously store the test bits of a current test word in the output registers;

a second control device for delivering a second control signal to the output registers to sequentially shift the test bit contained in each connected output register toward the next connected output register and to sequentially extract the test bits of the current test word from a last connected output register of the set; and

a comparator for comparing each bit extracted from the last connected output register with the corresponding expected data bit.

- 22. The device according to Claim 21, wherein each output register comprises a D-type flip-flop having a data input connected to one of the outputs of the memory array, a test input, a test output and a test control input for receiving successively and alternately the first control signal and the second control signal; the test output of the flip-flops being connected to the test input of an adjacent flip-flop, the test input of a first flip-flop of the set receiving an initial data bit, and the test output of the last flip-flop of the set being connected to a first input of the comparator.
- 23. The device according to Claim 22, wherein the comparator comprises one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate.
- 26. A test circuit for a sequential access semiconductor memory device having a memory array, the test circuit comprising:
  - a first test circuit for writing test words each

having a plurality of test bits in the array; and
a second test circuit for sequentially extracting
the test words from the memory array and, for each extracted
test word, sequentially comparing the corresponding test bits
with expected data bits, before extracting the next test word.

- 27. The circuit according to Claim 26, wherein the second test circuit comprises:
- a set of connected output registers connected to respective outputs of the memory array;
- a first control device for delivering a first control signal to the output registers to simultaneously store the test bits of a current test word in the output registers;
- a second control device for delivering a second control signal to the output registers to sequentially shift the test bit contained in each connected output register toward the next connected output register and to sequentially extract the test bits of the current test word from a last connected output register of the set; and
- a comparator for comparing each bit extracted from the last connected output register with the corresponding expected data bit.
- 28. The circuit according to Claim 27, wherein each output register comprises a D-type flip-flop having a data input connected to one of the outputs of the memory array, a test input, a test output and a test control input for receiving successively and alternately the first control signal and the second control signal; the test output of the flip-flops being connected to the test input of an adjacent flip-flop, the test input of a first flip-flop of the set receiving an initial data bit, and the test output of the last flip-flop of the set being connected to a first input of the

comparator.

29. The circuit according to Claim 28, wherein the comparator comprises one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate.

#### Evidence Appendix

None

#### Related Proceedings Appendix

None